index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Protocols Security and privacy Simulation Side-channel attacks 3G mobile communication Loop PUF Information leakage Defect modeling Security services Tunneling magnetoresistance Filtering Countermeasures Coq Side-channel attacks SCA AES Convolution Lightweight cryptography Sensors ASIC Fault injection Security Energy consumption Side-Channel Analysis Dual-rail with Precharge Logic DPL Routing Masking countermeasure Signal processing algorithms Aging Elliptic curve cryptography Field programmable gate arrays PUF Formal methods RSA Intrusion detection Steadiness MRAM TRNG Fault injection attack FPGA Mutual Information Analysis MIA Estimation CRT Image processing SoC Transistors Machine learning Switches Resistance GSM Sécurité Temperature sensors STT-MRAM FDSOI Randomness Computational modeling Side-Channel Attacks SCA Field Programmable Gates Array FPGA Countermeasure Magnetic tunnel junction Confusion coefficient Hardware Electromagnetic Logic gates Side-Channel Analysis SCA Asynchronous Spin transfer torque DRAM Differential Power Analysis DPA Voltage Writing Receivers Authentication Costs Power-constant logic Neural networks Variance-based Power Attack VPA Differential power analysis DPA Magnetic tunneling Reliability Dynamic range Training Robustness Reverse-engineering Hardware security Side-channel attack Linearity Reverse engineering Process variation CPA Circuit faults Random access memory OCaml Formal proof Internet of Things Masking Power demand Application-specific VLSI designs Side-channel analysis Cryptography

 

Documents avec texte intégral

212

Références bibliographiques

428

Open access

39 %

Collaborations